Login / Signup

An iterative area/performance trade-off algorithm for LUT-based FPGA technology mapping.

Juinn-Dar HuangJing-Yang JouWen-Zen Shen
Published in: ICCAD (1996)
Keyphrases