A layout verification system for analog bipolar integrated circuits.

Published in: DAC (1983)

Keyphrases

integrated circuit
model checking
formal verification
layout design
positive and negative
high density
electron beam
data sets
real time
verification method
asynchronous circuits
analog vlsi
printed circuit boards
signature verification
circuit design
face verification
petri net
signal processing