A timing-driven pseudoexhaustive testing for VLSI circuits.

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2001)