Login / Signup
Partial Error Masking to Reduce Soft Error Failure Rate in Logic Circuits.
Kartik Mohanram
Nur A. Touba
Published in:
DFT (2003)
Keyphrases
</>
failure rate
error rate
logic circuits
pattern recognition
production process