• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Timing- / Power-Optimization for Digital Logic Based on Standard Cells.

Heinrich Theodor VierhausHelmut RossmannSilvio Misera
Published in: DSD (2007)
Keyphrases