Login / Signup
Automatic interconnection rectification for SoC design verification based on the port order fault model.
Chun-Yao Wang
Shing-Wu Tung
Jing-Yang Jou
Published in:
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2003)
Keyphrases
</>
case study
design methodology
formal methods