A Methodology for SAT-Based Electrical Error Debugging During Post-Silicon Validation.

Binod Kumar Masahiro Fujita Virendra Singh

Published in: VLSI Design (2019)

Keyphrases

error rate
answer set programming
low cost
high speed
transmission line
reinforcement learning
knowledge representation
sat solvers
constraint propagation