Hierarchical top-down layout design method for VLSI chip.

Tohru Adachi Hitoshi Kitazawa Mitsuyoshi Nagatani Tsuneta Sudo

Published in: DAC (1982)

Keyphrases

high accuracy
dynamic programming
clustering method
detection method
neural network
objective function
significant improvement
mobile robot
support vector machine
high speed
layout design