C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
Area and Power Modeling for Networks-on-Chip with Layout Awareness.
Paolo Meloni
Igor Loi
Federico Angiolini
Salvatore Carta
Massimo Barbaro
Luigi Raffo
Luca Benini
Published in:
VLSI Design (2007)
Keyphrases
</>
high bandwidth
low cost
high speed
power consumption
network analysis
high density
ibm power processor
data sets
website
network structure
end to end
computer networks
parallel processing
network model
computational power
heterogeneous networks