An Embedded Passive Gain Technique for Asynchronous SAR ADC Achieving 10.2 ENOB 1.36-mW at 95-MS/s in 65 nm CMOS.
Jae-Won NamMike Shuo-Wei ChenPublished in: IEEE Trans. Circuits Syst. I Regul. Pap. (2016)
Keyphrases
- power consumption
- power supply
- hd video
- nm technology
- delay insensitive
- cmos technology
- low power
- silicon on insulator
- dynamic random access memory
- high speed
- electro optic
- single chip
- embedded systems
- asynchronous circuits
- analog to digital converter
- low cost
- synthetic aperture radar
- automatic target recognition
- circuit design
- analog vlsi
- online discussion
- power plant
- multiple sclerosis
- video transmission
- metal oxide semiconductor