Concurrent transistor sizing and buffer insertion by considering cost-delay tradeoffs.

Juho Kim Cyrus Bamji Yanbin Jiang Sachin S. Sapatnekar

Published in: ISPD (1997)

Keyphrases

buffer size
total cost
cost benefit
high cost
high speed
replacement policy
neural network
reinforcement learning
low power
storage space
power dissipation