Login / Signup
Input Necessary Assignments for Testing of Path Delay Faults in Standard-Scan Circuits.
Irith Pomeranz
Sudhakar M. Reddy
Published in:
IEEE Trans. Very Large Scale Integr. Syst. (2011)
Keyphrases
</>
test cases
real time
fault model
input data
circuit design