Interface engineering of ferroelectric negative capacitance FET for hysteresis-free switch and reliability improvement.
Chia-Chi FanChun-Yuan TuMing-Huei LinChun-Yen ChangChun-Hu ChengYen-Liang ChenGuan-Lin LiouChien LiuWu-Ching ChouHsiao-Hsuan HsuPublished in: IRPS (2018)
Keyphrases
- high speed
- positive and negative
- engineering design
- engineering students
- software engineering
- computer science
- significant improvement
- databases
- engineering problems
- reliability analysis
- artificial intelligence
- genetic algorithm
- visual interface
- mechanical engineering
- friendly interface
- engineering education
- real time
- functional verification
- low power
- user friendly
- steady state
- high frequency
- design process
- low cost
- object oriented
- digital libraries
- metadata
- learning algorithm
- machine learning