Login / Signup
A Tunable Clock Buffer for Intra-die PVT Compensation in Single-Edge Clock (SEC) Distribution Networks.
Jeff Mueller
Resve A. Saleh
Published in:
ISQED (2008)
Keyphrases
</>
distribution networks
high speed
edge detection
power consumption
duty cycle
real time
search engine
website
lead time
neural network
real world
learning algorithm
decision trees
probabilistic model
clock frequency