Login / Signup

Speeding up pipelined circuits through a combination of gate sizing and clock skew optimization.

Harsha SathyamurthySachin S. SapatnekarJohn P. Fishburn
Published in: ICCAD (1995)
Keyphrases