Login / Signup
Reducing interpolant circuit size by ad-hoc logic synthesis and SAT-based weakening.
Gianpiero Cabodi
Paolo Camurati
Marco Palena
Paolo Pasini
Danilo Vendraminetto
Published in:
FMCAD (2016)
Keyphrases
</>
logic synthesis
multi valued
quantum computing
logic circuits
heuristic search
inductive learning
databases
planning problems
high speed
inductive logic programming