Login / Signup
Formal Verification of Synchronous Circuits based on String-Functional Semantics: The 7 Paillet Circuits in Boyer-Moore.
Alexandre Bronstein
Carolyn L. Talcott
Published in:
Automatic Verification Methods for Finite State Systems (1989)
Keyphrases
</>
formal verification
pattern matching
model checking
circuit design
high speed
analog circuits
analog vlsi
logic synthesis
tunnel diode
functional verification
delay insensitive
boyer moore
quantum computing
logic circuits
asynchronous circuits
digital circuits
symbolic model checking
floating gate
model checker