• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

A 54mW 1.2GS/s 71.5dB SNDR 50MHz BW VCO-based CT ΔΣ ADC using dual phase/frequency feedback in 65nm CMOS.

Karthikeyan ReddySiladitya DeySachin RaoBrian YoungPraveen PrabhaPavan Kumar Hanumolu
Published in: VLSIC (2015)
Keyphrases