Login / Signup

Integrating physical level design and high level synthesis for simultaneous multi-cycle transient and multiple transient fault resiliency of application specific datapath processors.

Deepak KachaveAnirban Sengupta
Published in: Microelectron. Reliab. (2016)
Keyphrases