Login / Signup
Power reduction by simultaneous voltage scaling and gate sizing.
Chunhong Chen
Majid Sarrafzadeh
Published in:
ASP-DAC (2000)
Keyphrases
</>
power reduction
power losses
power consumption
low power
cmos technology
low voltage
power dissipation
power saving
field effect transistors
silicon dioxide
high speed
low cost