Efficient Cross-Level Testing for Processor Verification: A RISC- V Case-Study.

Vladimir Herdt Daniel Große Eyck Jentzsch Rolf Drechsler

Published in: FDL (2020)

Keyphrases

case study
functional verification
database
real time
high speed
parallel architectures
computation intensive
data sets
low cost
parallel processing
instruction set