Login / Signup
A comparative study of CMOS gates with minimum transistor stacks.
Leomar S. da Rosa Jr.
André Inácio Reis
Renato P. Ribas
Felipe de Souza Marques
Felipe Ribeiro Schneider
Published in:
SBCCI (2007)
Keyphrases
</>
high speed
low power
circuit design
logic circuits
power consumption
low cost
metal oxide semiconductor
power supply
square error
power dissipation
integrated circuit
floating gate
neural network
comparative study
video sequences
focal plane
cmos technology
artificial intelligence
analog vlsi