Login / Signup
Novel Chip Stacking Methods to Extend Both Horizontally and Vertically for Many-Core Architectures with ThrouChip Interface.
Hiroshi Nakahara
Tomoya Ozaki
Hiroki Matsutani
Michihiro Koibuchi
Hideharu Amano
Published in:
IEICE Trans. Inf. Syst. (2016)
Keyphrases
</>
preprocessing
significant improvement
computational cost
empirical studies
benchmark datasets
machine learning methods
database
neural network
image processing
image retrieval
low cost
computationally expensive
high density