Combining Instruction and Loop Level Parallelism for FPGAs.

Steven Derrien Sanjay V. Rajopadhye Susmita Sur-Kolay

Published in: FCCM (2001)

Keyphrases

level parallelism
instruction set
floating point
multi core processors
real time
evolutionary algorithm
software engineering
sufficient conditions
parallel processing
application specific