Login / Signup
A 75-dB SNDR, 5-MHz Bandwidth Stage-Shared 2-2 MASH ΔΣ Modulator Dissipating 16 mW Power.
Ramin Zanbaghi
Saurabh Saxena
Gabor C. Temes
Terri S. Fiez
Published in:
IEEE Trans. Circuits Syst. I Regul. Pap. (2012)
Keyphrases
</>
power consumption
clock frequency
low power
hd video
computational power
high speed
database
cmos technology
allocation scheme
power system
high frequency
parallel processing
power plant