Login / Signup
On measurement of impact of the metallization and FPGA design to the changes of slice parameters and generation of delay faults.
Petr Pfeifer
Zdenek Plíva
Published in:
FPL (2012)
Keyphrases
</>
design parameters
design process
parameter values
design space
real time
user interface
fault diagnosis
probabilistic model
single chip