Login / Signup
Self-sampled vernier delay line for built-in clock jitter measurement.
Kuo-Hsing Cheng
Chan-Wei Huang
Shu-Yu Jiang
Published in:
ISCAS (2006)
Keyphrases
</>
high speed
packet loss
database
decision trees
database systems
face recognition
data structure
video quality