A strategy for damage assessment of thermally stressed copper vias in microelectronic printed circuit boards.