A post-processing methodology to improve the automatic design of CMOS gates at layout-level.
Gustavo H. SmaniottoRegis ZanandreaMaicon Schneider CardosoRenato Souza de SouzaMatheus T. MoreiraFelipe S. MarquesLeomar S. da Rosa Jr.Published in: ICECS (2017)