A 16-bit 2.0-ps Resolution Two-Step TDC in 0.18-µm CMOS Utilizing Pulse-Shrinking Fine Stage With Built-In Coarse Gain Calibration.

Published in: IEEE Trans. Very Large Scale Integr. Syst. (2019)

Keyphrases