Login / Signup

A Binary Line Buffer Circuit Featuring Lossy Data Compression at Fixed Maximum Data Rate.

Ettore NapoliDavide De CaroNicola PetraAntonio G. M. Strollo
Published in: ISCAS (2020)
Keyphrases