Login / Signup

A built-in self-test scheme for the post-bond test of TSVs in 3D ICs.

Yu-Jen HuangJin-Fu LiJi-Jan ChenDing-Ming KwaiYung-Fa ChouCheng-Wen Wu
Published in: VTS (2011)
Keyphrases