Vertically-stacked double-gate nanowire FETs with controllable polarity: from devices to regular ASICs.
Pierre-Emmanuel GaillardonLuca Gaetano AmarùShashikanth BobbaMichele De MarchiDavide SacchettoYusuf LeblebiciGiovanni De MicheliPublished in: DATE (2013)