A partial scan methodology for testing self-timed circuits.

Ajay Khoche Erik Brunvand

Published in: VTS (1995)

Keyphrases

high speed
test cases
low power
real time
neural network
genetic algorithm
learning algorithm
knowledge base
case study
expert systems
design methodology
digital circuits
scan data
delay insensitive
vlsi circuits
shift register