Login / Signup

Design Methodology for Synthesizing Resonant Clock Networks in the Presence of Dynamic Voltage/Frequency Scaling.

Seyong AhnMinseok KangMarios C. PapaefthymiouTaewhan Kim
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2016)
Keyphrases