A clock recovery circuit using half-rate 4×-oversampling PD.

Hyung-Wook Jang Sung-Sop Lee Jin-Ku Kang

Published in: ISCAS (3) (2005)

Keyphrases

high speed
duty cycle
power consumption
real time
data sets
digital circuits
image recovery
neural network
analog circuits
electronic circuits