Clock control architecture and ATPG for reducing pattern count in SoC designs with multiple clock domains.