A 3-step approach for performance-driven whole-chip routing.

Yih-Chih Chou Youn-Long Lin

Published in: ASP-DAC (2001)

Keyphrases

low cost
high speed
post processing
data driven
network topologies
real time
routing protocol
network topology
neural network
shortest path
routing algorithm
circuit design
programmable logic
inter domain