Login / Signup

Design of a power-reduction Viterbi decoder for WLAN applications.

Chien-Ching LinYen-Hsu ShihHsie-Chia ChangChen-Yi Lee
Published in: IEEE Trans. Circuits Syst. I Regul. Pap. (2005)
Keyphrases
  • power reduction
  • power consumption
  • design process
  • signal processing
  • low complexity
  • design methodology
  • power saving
  • low cost
  • computer simulation
  • operating system
  • computer architecture