Login / Signup

A 45nm dual-port SRAM with write and read capability enhancement at low voltage.

D. P. WangHung-Jen LiaoHiroyuki YamauchiY. H. ChenY. L. LinS. H. LinD. C. LiuH. C. ChangW. Hwang
Published in: SoCC (2007)
Keyphrases