Login / Signup

Reducing SoC Test Time and Test Power in Hierarchical Scan Test : Scan Architecture and Algorithms.

V. R. DevanathanC. P. RavikumarV. Kamakoti
Published in: VLSI Design (2007)
Keyphrases
  • learning algorithm
  • website
  • computationally efficient
  • orders of magnitude
  • information systems
  • data structure
  • search algorithm
  • training set
  • management system
  • worst case
  • high speed