Login / Signup
Leakage Minimization of Digital Circuits Using Gate Sizing in the Presence of Process Variations.
Sarvesh Bhardwaj
Sarma B. K. Vrudhula
Published in:
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2008)
Keyphrases
</>
digital circuits
neural network
image segmentation
evolutionary algorithm