Fault isolation with intermediate checks of end-to-end checksums in the Time-Triggered System-on-Chip Architecture.