A novel FPGA logic block for improved arithmetic performance.

Hadi Parandeh-Afshar Philip Brisk Paolo Ienne

Published in: FPGA (2008)

Keyphrases

high speed
logic programming
micron cmos
data sets
neural network
hardware implementation
block size
hardware architecture
software implementation
real time
digital images
image compression
proof theory
systolic array