• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

An efficient implementation of FPGA based high speed IPSec (AH/ESP) core.

Muzaffar RaoThomas NeweEdin OmerdicGerard DoolyElfed LewisDaniel Toal
Published in: Int. J. Internet Protoc. Technol. (2018)
Keyphrases