Login / Signup

Improving the Efficiency of Formal Verification: The Case of Clock-Domain Crossings.

Guillaume PlassanHans-Jörg PeterKatell Morin-AlloryShaker SarwaryDominique Borrione
Published in: VLSI-SoC (Selected Papers) (2016)
Keyphrases