Login / Signup
Low-Voltage, Double-Edge-Triggered Flip Flop.
Pradeep Varma
Ashutosh Chakraborty
Published in:
PATMOS (2003)
Keyphrases
</>
low voltage
cmos technology
flip flops
power line
low power
design considerations
power dissipation
edge detection
power management
parallel processing
multiple input
power consumption
machine vision