Sign in

Microarchitectural-level statistical timing models for near-threshold circuit design.

Jun ShiomiTohru IshiharaHidetoshi Onodera
Published in: ASP-DAC (2015)
Keyphrases