Login / Signup

Efficient Parallel Architecture for Linear Feedback Shift Registers.

Jaehwan JungHoyoung YooYoungjoo LeeIn-Cheol Park
Published in: IEEE Trans. Circuits Syst. II Express Briefs (2015)
Keyphrases
  • parallel architecture
  • shared memory
  • high level synthesis
  • scheduling problem
  • image quality
  • parallel processing