Login / Signup
A 4-40 Gb/s PAM4 transmitter with output linearity optimization in 65 nm CMOS.
Xuqiang Zheng
Chun Zhang
Fangxu Lv
Feng Zhao
Shigang Yue
Ziqiang Wang
Fule Li
Hanjun Jiang
Zhihua Wang
Published in:
CICC (2017)
Keyphrases
</>
high speed
power supply
global optimization
optimization method
optimization process
optimization methods
constrained optimization
discrete optimization
data sets
image sequences
optimization algorithm
cmos technology
neural network
optimization problems
computer simulation